NVBit: A Dynamic Binary Instrumentation Framework for NVIDIA GPUs

Oreste Villa  
NVIDIA  
ovilla@nvidia.com  
David Nellans  
NVIDIA  
dnellans@nvidia.com  
Mark Stephenson  
NVIDIA  
mstephenson@nvidia.com  
Stephen W. Keckler  
NVIDIA  
skeckler@nvidia.com

ABSTRACT

Binary instrumentation frameworks are widely used to implement profilers, performance evaluation, error checking, and bug detection tools. While dynamic binary instrumentation tools such as PIN and DynamoRio are supported on CPUs, GPU architectures currently only have limited support for similar capabilities through static compile-time tools, which prohibits instrumentation of dynamically loaded libraries that are foundations for modern high-performance applications. This work presents NVBit, a fast, dynamic, and portable, binary instrumentation framework, that allows users to write instrumentation tools in CUDA/C++ and selectively apply that functionality to pre-compiled binaries and libraries executing on NVIDIA GPUs. Using dynamic recompilation at the SASS level, NVBit analyzes GPU kernel register requirements to generate efficient ABI compliant instrumented code without requiring the tool developer to have detailed knowledge of the underlying GPU architecture. NVBit allows basic-block instrumentation, multiple function injections to the same location, inspection of all ISA visible state, dynamic selection of instrumented or uninstrumented code, permanent modification of register state, source code correlation, and instruction removal. NVBit supports all recent NVIDIA GPU architecture families including Kepler, Maxwell, Pascal and Volta and works on any pre-compiled CUDA, OpenACC, OpenCL, or CUDA-Fortran application.

CCS CONCEPTS
- Computer systems organization → Single instruction, multiple data;  

KEYWORDS
Dynamic binary instrumentation, CUDA, GPGPU, GPU computing

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from permissions@acm.org.

ACM Reference Format:

1 INTRODUCTION

Binary instrumentation is a powerful technique that allows transformation of application binaries for a variety of purposes, including application profiling, performance modeling, error checking, and fault injection. Binary instrumentation is also one of the backbones of modern computer architecture research and education [33]. Binary instrumentation frameworks are used to develop custom instrumentation tools which apply specific transformations to application binaries that are then used for unique studies. Notable examples of binary instrumentation frameworks that target CPU architectures include ATOM [35], Intel Pin [12, 19], DynamoRIO [2], and HP Caliper [13]. All these frameworks employ some form of dynamic binary rewriting without needing application source code.

With the advent of GPU computing, equivalent frameworks are desirable to target GPU architectures. Compiler-based instrumentation tools, such as SASSI [36] [32] and Ocelot [8], have helped fill this void for NVIDIA GPUs and the CUDA programming model [5]. For example, SASSI exposes a rich API for ease of use, allowing end users to write custom instrumentation tools that can be used to characterize applications and explore the GPU’s architectural design space [9]. However compiler-based instrumentation tools can have significant practical limitations:

- They require source code recompilation which is problematic if applications are large or the source code is not available.
- They are tied to a specific compiler (or compiler version) precluding the use of alternative toolchains for the target application.
- They cannot target code generated by the GPU driver, via JIT-compilation of PTX [30] code.
- They cannot target proprietary accelerated libraries such as cuBLAS, cuFFT, cuSOLVER, and cuDNN [29] for which the source code is not publicly available. Popular machine learning frameworks such as Caffe [14] and Torch7 [4] make heavy use of cuBLAS and cuDNN.
- They require compile time selection of the instrumentation sites, functions, and parameter types; and therefore they cannot adapt the instrumentation based on dynamic application behavior.

Compiler-based approaches provide a stopgap solution for GPU instrumentation but they do not provide the comparable power of dynamic instrumentation that is available on CPUs. To the best of
Our knowledge, no general purpose binary instrumentation tool for GPUs is publicly available today.

This paper presents NVBit a dynamic binary instrumentation framework targeting NVIDIA GPUs. NVBit provides a rich set of high level APIs that allows instruction inspection, callbacks to CUDA driver APIs, and injection of arbitrary CUDA functions into any application before kernel launch. Operating at the SASS [23] level and using dynamic recomilation, NVBit analyzes GPU kernel register requirements to generate ABI compliant instrumented code without requiring tool developers to have architectural-level knowledge of the underlying GPU implementation. NVBit enables basic-block instrumentation, multi-function injection to the same location, inspection of ISA visible state, dynamic selection of instrumented or uninstrumented code, permanent modification of register state, correlation with source code, and instruction removal. NVBit supports the NVIDIA GPU architecture families of Kepler, Maxwell, Pascal, and Volta and works on pre-compiled CUDA [5], OpenCL [37], OpenACC [39] and CUDA-Fortran [26] application binaries that can make use of embedded PTX and/or GPU accelerated libraries. This work makes the following primary contributions:

- We develop and present the NVBit user-level API, which can be used to inspect/instrument instructions and to intercept CUDA driver API calls.
- We describe NVBit’s underlying working principles, mechanisms and implementation details.
- We provide several examples of instrumentation tools that highlight the unique features of NVBit, including the ability to support proprietary libraries, sampling to reduce instrumentation overhead, and instruction emulation that allows architects to systematically reason about ISA extensions.

NVBit enables the development of GPU instrumentation tools that are now on par with its CPU counterparts. We believe NVBit will be immediately applicable to numerous use cases in the architecture and high performance computing communities, ranging from GPU architectural simulators (similar to CMP$im$ [1] and FM-SIM [20]) and error checkers such as Valgrind [22], to debuggers [40] and fault injection frameworks [9, 17].

2 BACKGROUND

Before describing NVBit’s design we briefly review NVIDIA’s GPU architecture and software stack design, along with terminology that relates to the capabilities provided by NVBit.

2.1 GPU Architecture

GPUs are highly multi-threaded accelerators that execute parallel sections of the target applications. To improve efficiency, GPU threads are grouped in warps. A warp is a set of 32 GPU threads sharing the same program counter which execute in a single instruction, multiple thread (SIMT) fashion. Each GPU thread owns a set of general purpose registers (up to 255) and can perform accesses to global, local and constant memory via load/store semantics. Divergence of control flow is handled via predication or a per-warp active mask that enables/disables threads from following a specific control flow path.

Many warps are then assigned to execute concurrently on a single GPU core called a streaming multiprocessor (SM) in a unit called a thread block or cooperative thread array (CTA). A GPU then consists of multiple SM building blocks, along with a memory hierarchy including SM-local scratchpad memories and L1 caches, a shared L2 cache, and multiple memory controllers. Different GPUs deploy differing numbers of these units. NVBit allows passing numerous parameters to instrumentation functions that will affect program execution including register values, predicates, active masks, and constant bank values.

2.2 GPU Software Stack

NVBit targets the CUDA compute stack. A user can write parallel programs using CUDA [5] and use a front-end compiler, such as NVIDIA’s NVCC [24], to generate intermediate code in a virtual ISA called parallel thread execution (PTX [30]). PTX exposes the GPU as a data-parallel computing device by providing a stable programming model and instruction set for general purpose parallel programming, but PTX does not run directly on the GPU. A back-end compiler optimizes and translates PTX instructions into SASS machine code [23] that runs on a specific device. This backend compiler can be invoked in two ways: (1) ahead-of-time via a ptxas PTX assembler [30] or (2) at run-time with a just in time (JIT) compiler embedded in the GPU driver. NVBit interacts directly with the CUDA driver and handles machine code after it has already been compiled into SASS.

GPUs compute programs adhere to a well-defined application binary interface or ABI, which defines the interface properties between caller and callee. Examples include what registers are caller-saved versus callee-saved, which are used to pass parameters, and how many registers can be used before resorting to passing parameters on the stack. NVBit uses a dynamic assembler to generate ABI compliant code in order to inject generic CUDA device functions into any application.

As shown in Figure 1, compute programs running on NVIDIA GPUs interface with the GPU driver using a well-defined set of CUDA APIs [25]. The CUDA driver API can be accessed by runtimes (such as those for CUDA [5], OpenCL [37], OpenACC [39] and CUDA-Fortran [26]) or directly by the user. NVBit interfaces directly with the CUDA driver, thus seamlessly interposing between software stacks that exist above it.

When an application starts, contexts (CUcontexts) are created by the CUDA driver to maintain the state of the used GPU devices. Modules (CUmodules) containing functions (CUfunctions) are loaded on demand before a kernel and its dependent functions are launched. NVBit provides callbacks for all CUDA driver APIs, plus specific callbacks when the application is started or terminated. The additional driver level callbacks provided by NVBit are similar to...
those provided by CUPTI [28], with regard to interfaces, function enumeration, and parameters.

3 NVBIT: HIGH LEVEL VIEW

Viewed from above, the NVBit framework (i.e. NVBit core) is composed of a single static library (libnvbit.a) and header file (nvbit.h) that provides all the APIs required to implement an NVBit tool. An NVBit tool is the pseudonym for any instrumentation tool developed with NVBit. An NVBit tool is created by: (1) developing a .cu file using the NVBit API; (2) compiling it with NVIDIA NVCC; (3) linking it with the static library libnvbit.a. This process generates a shared library, which in Linux is typically a file with the .so extension. Many shared libraries can be created, corresponding to many NVBit tools, but only a single library can be injected on a target application at run-time.

To use an NVBit tool (i.e. shared library) developers inject the library’s functionality at run-time into applications that use the CUDA driver. The injection mechanism is based on the standard LD_PRELOAD [18], an optional environment variable under Linux that contains one or more paths to shared libraries, indicating that the loader should load this shared object before any other library. Figure 2 shows the flow for NVBit tool compilation and run-time preloading. From the user’s perspective, the typical NVBit tool will implement one or more GPU device functions which are injected in an application’s GPU kernels according to user defined injection points. The dynamic instrumentation of a binary is typically done when the kernel is launched for the first time, although it can be done at other times within the CUDA driver callbacks.

Listing 1 shows a simple example of an NVBit tool that counts every thread level instruction and prints the total when the application terminates.

- We cast the callback parameters into the specific parameters of the kernel launch (Line 25).
- We check if we have already encountered this kernel; if yes, we return as we have already instrumented it (Line 28).
- We iterate over all instructions composing the kernel, retrieving them with nvbit_get_instrs (Line 32).
- We insert a call to the instrumentation function before each instruction using nvbit_insert_call (Line 33).

Finally, when the application terminates we print the counter variable used by the injected device function (Line 39).

This is a pedagogical, though fully functional example. NVBit allows users to write arbitrarily complicated tools. A skilled CUDA programmer could optimize this example using a variety of techniques, including instrumenting basic blocks, reducing a radix-tree of counters (perhaps one per thread block) or using warp-level reductions to improve the overhead of the instrumented binary.

4 NVBIT: USER LEVEL APIs

This section provides an overview of the main NVBit user level APIs, which are divided into five categories: Callback, Inspection, Instrumentation, Control, and Device.

Callback API: The Callback APIs are triggered by the NVBit core when a particular event in the target application is encountered. These events are application start or termination, and entry/exit of any CUDA driver API call. Listing 2 shows the callback function prototype.
APIs in detail. The user can inspect and instrument the CUfunc-
termediate representation. Listing 4 shows the main methods and transforming the instructions using a higher level user-friendly instruction (which can vary across GPU families) by disassembling provides a class function can inspect them to understand their properties. NVBit uses similar event enumerations as CUPTI [28] which should make the function instructions have been retrieved, the instrumentation since blocks are generated from the static instructions of a kernel that each thread will execute without change in control flow. Bupracted sequence of instructions, including predicated instructions, this API can alternatively return the body as a vector of vectors of instructions, where each sub-vector represents a basic block. A basic block is an uninter-
rupted sequence of instructions, including predicated instructions, that each thread will execute without change in control flow. Bas-
ic blocks are generated from the static instructions of a kernel by grouping consecutive (program counters) PCs up to (a) the PC before a control flow instruction (b) the PC which is target of a control flow instruction. ICF instructions are the exception where this is not possible because they use register values to compute the final target address (which can only be discovered when the instruction is executed). In this case the basic block will also return the simpler flat view of the CUfunction, but we find the use of ICF instructions is uncommon and this condition is rarely encountered. Since a CUfunction can also call other CUfunctions, the Inspection API provides a call to retrieve them (nvbit_get_related_funcs). Once the function instructions have been retrieved, the instrumentation function can inspect them to understand their properties. NVBit provides a class Instr that abstracts the actual machine level SASS instruction (which can vary across GPU families) by disassembling and transforming the instructions using a higher level user-friendly intermediate representation. Listing 4 shows the main methods

Listing 2: Callback API: triggered at particular events.

```c
void nvbit_at_init();
void nvbit_at_term();
void nvbit_at_cufunc_entry(CUcontext c, CUfunction f);
void nvbit_at_cufunc_exit(CUcontext c, CUfunction f);
```

Listing 3: Inspection API: functions used to retrieve instructions and related CUfunctions.

APIs in detail. The user can inspect and instrument the CUfunc-
tions of the current running application using the CUDA driver callbacks. For instance, when a kernel is launched, a callback to nvbit_at_cuda_driver_call occurs with one of the parameters being the CUfunction launched (i.e. kernel). NVBit’s callback interface uses similar event enumerations as CUBTI [28] which should make NVBit easy to use for current GPU programmers.

Inspection API: Listing 3 shows the main Inspection API which allows users to retrieve and inspect the instructions composing a CUfunction. The inspection API provides two different views of CUfunction bodies. One view presents the body as a flat vector of the CUfunction’s instructions, in program order. In the absence of indirect control flow (ICF) instructions, this API can alternatively return the body as a vector of vectors of instructions, where each sub-vector represents a basic block. A basic block is an uninter-
rupted sequence of instructions, including predicated instructions, that each thread will execute without change in control flow. Bas-
ic blocks are generated from the static instructions of a kernel by grouping consecutive (program counters) PCs up to (a) the PC before a control flow instruction (b) the PC which is target of a control flow instruction. ICF instructions are the exception where this is not possible because they use register values to compute the final target address (which can only be discovered when the instruction is executed). In this case the basic block will also return the simpler flat view of the CUfunction, but we find the use of ICF instructions is uncommon and this condition is rarely encountered. Since a CUfunction can also call other CUfunctions, the Inspection API provides a call to retrieve them (nvbit_get_related_funcs). Once the function instructions have been retrieved, the instrumentation function can inspect them to understand their properties. NVBit provides a class Instr that abstracts the actual machine level SASS instruction (which can vary across GPU families) by disassembling and transforming the instructions using a higher level user-friendly intermediate representation. Listing 4 shows the main methods

Listing 4: Inspection API: Class Instr used to abstract machine level SASS instruction.

(... not all) of the Instrs class. NVBit ensures a one-to-one mapping between SASS instructions and high level Instr. An Instr can be correlated to the application source code using the method Instr::getLineInfo, which provides file name and line number, provided this information has not been stripped from the application’s binary.

Instrumentation API: An instrumentation tool can use the Instrumentation API (Listing 5) to inject multiple device functions before or after, any or all of a CUfunction’s instructions. To inject a function, we use the nvbit_insert_call, and we specify the location (i.e. before or after an Instr) and the name of the function to inject. Instrumentation functions are injected by name because their code location (i.e. program counter) is unknown until run-time. We can add arguments to the just-injected function such as register values, predicate values, and immediate values using nvbit_add_call_arg. Argument passing is positional and it must match the signature of
The NVBit core is responsible for interacting with the CUDA driver and providing the user facing functionality described in Section 4. This section describes the internal implementation details of the NVBit core and discusses the overheads related to the JIT-compilation.

5 NVBit: Implementation

The NVBit core is responsible for interacting with the CUDA driver and providing the user facing functionality described in Section 4. This section describes the internal implementation details of the NVBit core and discusses the overheads related to the JIT-compilation.

5.1 Software Components Details

Figure 3 shows the high level components of the NVBit core that we now describe in more detail.

Driver Interposer: A Driver Interposer, located at the bottom of the NVBit core layer in Figure 3, intercepts the CUDA driver APIs using the function overloading mechanisms provided by LD_PRELOAD [18]. When the CUDA driver loads an application function (CuFunction), the Driver Interposer records its properties. This includes, maximum register usage, maximum stack usage, dependent functions (i.e., functions that can be called by the current function) and the memory location where the instructions have been loaded. These required properties are consumed by other components within the NVBit core library. For instance, the maximum register consumption is used when computing the correct amount of registers to save before jumping into an instrumentation function. The Driver Interposer is also responsible for propagating the CUDA driver callback API to the NVBit user level callback API.

Tool Functions Loader: The Tool Functions Loader is responsible for loading all the device functions within the dynamic library of the NVBit tool itself. This process does not happen automatically when the application starts because the CUDA driver is unaware of device and global functions contained in the NVBit tool library.
which registers and special registers (such as those holding the convergence barrier state in Volta) must be saved and restored before jumping into the user injected functions. This information is used by the Code Generator when creating code necessary to jump to the instrumentation functions. The Tool Functions Loader is also responsible for loading other pre-built device functions (embedded in libnvbit.a) such as those used to save and restore registers before jumping into the user injected functions. For efficiency NVBit implements a fixed set of save and restore functions, each targeting a specific number of general purpose registers.

Hardware Abstraction Layer (HAL): The Hardware Abstraction Layer (HAL) is initialized when a CUcontext is started on a specific device. During HAL’s initialization, device specific information is recorded, such as the size of each instruction in bytes, alignment requirements, number of registers available per thread, and ABL version. Within a GPU family, the instruction size is unique and fixed. Kepler, Maxwell, and Pascal have 64-bit-wide encodings, while Volta has 128-bit-wide encodings. The ABI version specifies which registers and special registers (such as those holding the convergence barrier state in Volta) must be saved and restored before entering and exiting an instrumentation function. The HAL also initializes device specific assembly/disassembly functions. These functions are used to assemble code in the Code Generator or to disassemble code in the Instruction Lifter. While this component is not strictly required, using a HAL improves the portability of NVBit across GPU generations, where the SASS ISA is not guaranteed to remain constant.

Instruction Lifter: The Instruction Lifter is responsible for retrieving the “raw” buffer of SASS instructions for each application level CUfunction. When the user requests to inspect the instructions of a CUfunction (using nvbit_get_instrs or nvbit_get_basic_blocks) the Instruction Lifter converts each one to an object of class Instr as shown in Listing 4. Explained previously, the Instr class is machine independent and represents a single SASS instructions. Disassembled instructions (i.e. Instr) can be arranged in a vector or subdivided in vectors (representing basic blocks) depending on the user’s API usage.

Figure 4: Instrumented code generation process.

Some of the loaded device functions (those exported with the macro NVBIT_EXPORT_DEV_FUNCTION) are recorded in a map associating the function name with a structure containing the function attributes such as the number of registers used, the requested stack size, and the location where the code is loaded in GPU memory. This information is used by the Code Generator when creating code necessary to jump to the instrumentation functions. The Tool Functions Loader is also responsible for loading other pre-built device functions (embedded in libnvbit.a) such as those used to save and restore registers before jumping into the user injected functions. For efficiency NVBit implements a fixed set of save and restore functions, each targeting a specific number of general purpose registers.

Code Generator: At the exit of the CUDA driver callback, if instrumentation was applied, the Code Generator begins functioning. Figure 4 provides an example of how NVBit’s instrumentation code generation occurs. The top left of Figure 4 is an example of original code for a CUfunction inspected by the user. The top right is an instrumentation function (named foo) that the user wants to inject before the highlighted instruction (green arrow). The Code Generator executes the following steps:

- Makes a copy of the original code in system memory (we refer to this copy as instrumented code).
- Generates a new region of code allocated in GPU memory, named trampoline.
- Modifies the instrumented code, substituting the highlighted instruction (STS [R15], R8) with a jump to the trampoline (JMP L1). Inserting trampolines elegantly preserves instruction layout, while in-place expansion would be significantly more complicated possibly requiring additional runtime data structures.

The generated trampoline typically contains the following instructions:

1. A call to a routine that saves the state of the thread before executing the instrumentation function. NVBit saves only the minimum amount of general purpose registers, and the appropriate save routine is selected by analyzing the register requirements of both the original code and injected function. General purpose registers, conditional codes, and predicates are saved by this routine on the stack.

2. A sequence of instructions (only one MOV in this example) to pass the arguments specified by the user. The argument passing convention (i.e. which registers to use and when to use the stack) is defined by the specific ABI of the target device, which is initialized and handled by the HAL.

3. A jump to the actual program counter of the instrumentation function foo which is retrieved by accessing the injection function map populated by the Tool Functions Loader.

4. A call to a routine that restores the state of the thread from the stack (i.e. inverse function of the save routine).

5. Execution of the “relocated” original instruction (STS [R15], R8). Critically, if this relocated instruction is a relative control flow instruction, the offset must be adjusted to account for the new position and the original target location.

6. Finally, a return to the instrumented code at the next program counter after the relocated instruction (JMP NPC).

There is one trampoline per instrumented function, however for efficiency purposes the allocation of space for these trampolines is handled in bulk using a custom memory allocator. The content of these trampolines can vary depending on how many injection functions are inserted before or after the same GPU instructions and if the injection happens before, after, or in both locations. If the function nvbit_remove_orig is used (Listing 5), the “relocated” original instruction must also be converted into a NOP.

Code Loader/Unloader: At run-time, the user can decide to enable or disable instrumentation for a particular CUfunction. The Code Loader/Unloader swaps original code with instrumented code on demand, based on the values passed to the control API nvbit_enable_instrumented. The cost of this operation is identical to that of a cudaMemcpy from host to device with the number of
bytes equal to the size of the original code. To allow swapping, both original code and instrumented code must have the exact number of bytes and occupy the exact same location in GPU memory. Only in this way can NVBit guarantee that absolute jumps in the program targeting the CUfunction will continue to work regardless of which version (instrumented or not) is running. The trampolines, since they are only created in device memory, are always GPU resident and do not need to be removed unless the control API nvbit_reset_instrumented is used or the CUmodule for this particular CUfunction is unloaded. The Code Loader/Unloader also computes the stack and register requirements for the kernel launch, based on which version of the code will be executing.

5.2 JIT-Compilation Overhead
Binary instrumentation intrinsically introduces overheads, resulting in execution slowdown. NVBit overheads stem from two aspects (a) the cost of generating the instrumentation code (i.e. JIT-compilation overhead), and (b) the cost of running the instrumentation code. JIT-compilation overhead is one drawback to binary instrumentation versus compiler-based instrumentation where code generation happens offline. However, as we later demonstrate NVBit allows us to perform tasks that cannot be achieved with compiler based instrumentation. This section focuses on quantifying the JIT-compilation overhead, but later in Section 6.2 we discuss the overhead of running a specific NVBit tool and exemplify the use of sampling as one technique for reducing it. The overhead of running the instrumentation code depends on what the user is trying to accomplish with it (i.e. the body of the instrumentation function) and for this reason are extremely difficult to broadly quantify.

Within the NVBit’s core, the JIT-compilation overhead can be divided into six components: (1) retrieving the original GPU code, (2) disassembling the GPU program, (3) converting the binary into the format presented to the developer via the NVBit API, (4) executing the C/C++ user code to inject instrumentation functions and arguments, (5) running the Code Generator to produce the final instrumented code and (6) swapping the original code with the instrumented code. While the components (1), (2), (3) and (6) depend on the characteristics of the application, the components (4) and (5) depend on how much of the application is being instrumented. For this evaluation we assume each kernel is instrumented once, with each instruction also instrumented once, which approximates a rough upper bound on the JIT-compilation overhead an NVBit’s user might observe. This upper bound is not theoretical, but an extrapolation from our most demanding use cases.

Figure 5 shows the breakdown of the JIT-compilation overhead in the six components previously listed when applying the NVBit tool described in Listing 1. The selection of this NVBit tool is arbitrary, since JIT-compilation overhead depends on the amount of newly generated code (due to trampolines, jumps and arguments passing instructions) rather than the body of the instrumentation function (which is compiled offline). Using another instrumentation function, would result in a similar JIT-compilation overhead.

We benchmark using the OpenACC SpecAccel suite [34] selecting medium problem sizes, where each benchmark can complete in under one minute on a NVIDIA TITAN V GPU [31]. Selecting relatively short executing benchmarks ensures that the JIT-compilation overhead is not dwarfed by long execution time of the application, though this will obviously vary per application. Also, while the SpecAccel benchmarks have a CUDA native implementation we opted to use the OpenACC implementation to highlight that NVBit is agnostic to the high-level language used since it instruments binaries.

We see that, on average, the JIT-compilation overhead is below 5%, but in some cases can reach 20%. Because in this evaluation we instrumented each kernel once, the JIT-compilation overhead is higher when the application is composed of many unique kernels (which is the case for the ilbdc application). This is further exacerbated when these kernels execute only once and are short, for instance when launched with a small number of thread blocks. For all of these applications, the biggest contributor to the JIT-compilation overhead is the disassembly phase, which converts the GPU binary code into the intermediate representation used internally by NVBit.

6 NVBIT TOOLS: USE CASE EXAMPLES
This section presents three use-cases of NVBit, emphasizing its unique capabilities such as support of pre-compiled libraries, sampling and instruction emulation.

6.1 Memory Access Address Divergence
Understanding memory access patterns is very important when optimizing applications or designing memory subsystems. NVBit allows one to easily extract this information by instrumenting every memory operation to collect reference addresses, which then can be analyzed directly on the GPU or sent to the CPU for further processing. Entire cache simulators can be built around these mechanisms. Listing 8 shows an NVBit tool that computes the number of unique cache lines requested for each warp-level global memory instruction. An application that requires many cache lines per warp-level memory instruction will perform less efficiently than one which only requires one line.

In Line 7, the instrumentation function ifunc takes four arguments: a predicate value, two register values, and one immediate. The values for these arguments will be set at run-time on each instrumented memory instruction. A false predicate value means that the instrumented instruction is not actually executing so the
/* counters for unique cache lines accessed and for the number of memory instructions executed */
__managed__ float uniq_lines = 0;
__managed__ long mem_instrs = 0;

extern "C" __device__ __noinline__
void ifunc(int pred, int r1, int r2, int imm) {
    /* Return if predicate is false */
    if (pred) return;

    /* Construct address */
    long addr = ((long)r1) | ((long)r2 << 32) + imm;

    /* Compute active mask of the warp */
    int mask = __ballot(1);

    /* Only the first active thread in the warp increments the memory instruction counter */
    atomicAdd(&mem_instrs, 1);

    /* Count how many threads in the warp access the same cache line */
    long cache_addr = addr >> LOG2_CACHE_LINE_SIZE;
    int cnt = __popc(__any_sync(mask, cache_addr));

    /* Each thread contributes proportionally to the cache line counter */
    atomicAdd(&uniq_lines, 1.0f / cnt);

    /* If operand isn’t a memory reference skip */
    void operand_t * op = i->getOperand(n);
    if (op->type != Instr::MREF) continue

    /* Iterate on operands of instruction */
    for (auto t : nvbit_get_instrs(ctx, p->func)) {
        auto r1 = t->getMemOpType();
        if (r1 == Instr::GLOBAL) continue;

        /* Iterate over operands of instruction */
        for (int n = 0; n < t->getMemNumOperands(); n++) {
            int is_exit, cbid_t cbid, const char *name,
            void *params, CUresult *pStatus;

        /* OMITTING CODE: same as Listing 1, Lines 20-30 */

    /* Iterate over kernel’s instructions */
    for (auto ii : nvbit_get_instrs(ctx, p->func)) {
        if (ii->getMemOpType() != Instr::GLOBAL) continue;

        /* Iterate on operands of instruction */
        for (int n = 0; n < ii->getMemNumOperands(); n++) {
            operand_t::op = ii->getOperand(n);

            /* If operand isn’t a memory reference skip */
            if (op->type != Instr::MREF) continue;

            /* Inject instrumentation and its arguments */
            nvbit_insert_call(i, "ifunc", IPOINT_BEFORE);
            nvbit_add_call_arg(REG_VAL, op->val[0] + 1);
            nvbit_add_call_arg(IMM32, op->val[1]);
            nvbit_add_call_arg(REG_VAL, op->val[0]);

            printf("Average cache lines requests per memory " 
                   "instruction %f
", uniq_lines/mem_instrs);
        }
    }

    void nvbit_at_term() {
        printf("Average cache lines requests per memory " 
               "instruction %f
", uniq_lines/mem_instrs);
    }
}

Listing 8: Memory access address divergence. It computes the average number of cache lines requested per warp-level memory instruction.

If `ifunc` returns immediately (Line 9). In Line 12, the memory reference address is constructed by combining the two register values and the immediate. A mask of all the active threads in the warp is computed (Line 15), and is then used to select a single leader thread that atomically increments the global memory reference counter (Line 20). Each thread computes the cache line address it accesses (Line 24) and it “reduces” it to a single value using special warp-level CUDA intrinsics (Line 25). This value indicates how many other threads are accessing the same cache line within the warp. In Line 29, all threads then atomically increment the cache line counter proportionally to the reduced value (i.e. if two threads access the same cache line, each one of them will increment the cache line counter by 1/2). At inspection time (Line 41) we instrument only the instructions for which the memory operation type is global (`Instr::GLOBAL`). For those instructions and for each memory reference operand (`Instr::MREF`) we inject the function `ifunc` (Line 48) followed by the passing of the four arguments (Lines 49 to 52). Finally, at program termination we print the ratio between unique cache lines requested and total warp-level memory instructions executed (Line 57). Listing 8 could have been implemented more efficiently by injecting, at most, one trampoline for each instruction and passing multiple references as arguments to the function. However, for ease of implementation and discussion, we opted for the simpler approach.

We run the instrumentation tool in Listing 8 on a variety of Machine Learning (ML) workloads implemented in Torch7 [4] including AlexNet, ENet, GoogleLeNet, ResNet and VGG on the ImageNet dataset[3]. These ML workloads use pre-compiled libraries developed by NVIDIA such as cuBLAS and cuDNN [29]. A compiler-based approach would not be able to capture the memory references emitted within those libraries, resulting in an incomplete analysis.

Figure 6 shows the results of our analysis in which we have first enabled and then disabled instrumentation of all the pre-compiled libraries. In our tool, by disabling instrumentation of the pre-compiled libraries we are reproducing the behavior of a possible compiler-based approach which does not have access to the libraries’ source code. Excluding those libraries distorts reality and considerably overestimates the memory divergence of the applications.

To understand the extent of this problem we have also applied an optimized version of the instruction count tool in Listing 1 and measured the percentage of instructions executed by these workloads inside pre-compiled libraries. This percentage ranges from 74% to 96%, and averages 88% of the total executed instructions across the various ML workloads. These accelerated libraries contain several hundreds of distinct kernels. For instance, cuBLAS has dozens of similar kernels with different precision levels and transpositions. Even having access to the libraries’ source code it would require a significant amount of time to compile them. NVBit instead does not require source code and it works on any application binary that makes use of these libraries, applying instrumentation at run-time only on the kernels that are actually invoked.

6.2 Kernel Sampling: Instruction Histogram

While Section 5.2 showed the JIT-compilation overhead, additional overheads incur due to the execution of instrumented code. These overheads are not due to the NVBit framework itself, but instead
are determined solely by how often the instrumented code is executed and by how complex each instrumented call is. Naturally, instrumentation that is more invasive or computationally intensive at each instrumentation site will slow down the application more. One way to reduce the execution overhead, is to write highly optimized instrumentation functions by following the same optimization rules that apply to any CUDA program. NVBit can also mitigate this overhead by using standard techniques such as sampling to reduce the frequency of instrumentation callbacks. This section shows how NVBit can implement sampling by allowing a user to select (at run-time) whether a kernel runs its instrumented or uninstrumented version.

In this example we use sampling as follows. We instrument all the kernels, but we launch the instrumented version only once for each set of unique grid dimension values. For instance, if a kernel \texttt{foo} is launched 100 times with grid dimensions \{128,128,1\} and 50 times with grid dimensions \{64,64,64\} we run the instrumented version of \texttt{foo} only twice, once for each unique grid dimension. For the remaining 148 times we run \texttt{foo} uninstrumented. We perform this selection by using the NVBit API \texttt{nvbit_enable_instrumented} within our instrumentation tool before a kernel is launched. We then use the information collected during the instrumented kernel execution to approximate the information not collected during the uninstrumented execution.

To highlight this approach, we used an instrumentation tool that performs an analysis of all the instructions executed to construct a histogram of the Top-5 instructions executed like the one in Figure 7. We used the OpenACC SpeccAccel benchmarks [34] selecting large problem sizes, requiring several minutes of execution time for each benchmark on a NVIDIA TITAN V GPU [31]. Running full instrumentation for the entire application could result in very long execution time, yielding up to 112× slowdown and approaching 24 hours for the longest benchmark in this test.

Figure 8 shows the slowdown of both the full instrumentation approach and the sampling approach with respect to native execution. On average the full instrumentation approach is 36.4× slower than native execution, while the sampling approach incurs in only 2.3× slowdown. Although targeting the same applications, Figure 8 and Figure 5 cannot be directly compared because Figure 5 represents only the JIT-compilation overhead (cost of generating the instrumented code). As explained in Section 5.2, JIT-compilation overhead is independent of the content of the injected functions, and depend primarily on how many jumps and trampolines are generated.

The speedup of the sampling approach comes with a possible decrease of accuracy. Figure 9 shows the error for the kernel sampling approach, reported as a single number for each benchmark averaged across instruction categories. The error is computed comparing with the results collected without sampling which are by definition exact. Using this sampling technique results in an average error less than 0.6%. For this particular combination of sampling approach and instrumentation tool the sampling error depends on the control flow characteristics of the kernels executed. If the control flow of a kernel does not change based on the values computed, but it is only a function of the grid dimensions, the sampling error is 0%. Many applications have this property because they operate on grids or meshes in which the computed values do not alter the control flow properties of the algorithms.

Depending on the target applications and instrumentation tool, more advanced sampling techniques such as adaptive statistical profiling [10, 41] can be implemented using the underlying mechanisms presented in this section.

### 6.3 Instruction Emulation: Warp-wide FFT

While NVBit’s instrumentation is semantic-preserving by default, we now demonstrate how to use NVBit’s Device API (Listing 7) to modify ISA-visible state. Prior art has used similar functionality to study fault injection [9] and automatic type conversion [16]. This section discusses instruction emulation, typically employed for architectural exploration and pre-silicon compiler testing.

This section demonstrates a hypothetical warp-wide (32-point) FFT instruction named \texttt{WFFT32}. Listing 9 shows an NVBit tool that
Listing 9: NVBit tool used to emulate a warp wide 32-point FFT instruction (WFFT32) with a functionally equivalent function named wfft32emu().

Listing 10: Example of FFT kernel using the "proxy" PTX instruction representing the hypothetical WFFT32.

When instrumenting the kernel in Listing 10 with the NVBit tool in Listing 9, the inline assembly PTX instruction will be replaced with the wfft32emu function. We can use NVBit to combine instruction emulation and instruction tracing to trace instruction sets that do not exist, potentially enabling future trace-based GPU simulators. For illustrative purposes, we combined the FFT instruction emulation tool with the instruction count tool in Listing 1. Executing the kernel in Listing 10, which computes one 32-point FFT per warp using WFFT32, we find that each warp executes 21 instructions. If however, we replace the WFFT32 instruction with CUDA code that performs the warp-wide FFT, we find instead that each warp executes 150 instructions. This simple example shows how NVBit can help us gauge the impact of ISA changes.

7 LIMITATIONS AND DISCUSSION

While NVBit is designed for generalization, allowing arbitrary injection of any CUDA device function, it does have some limitations.

Shared and constant memory usage: Injected functions may not use shared and constant memory because that memory can be used by the application itself. Using it in an instrumentation tool could cause the instrumented programs to fail. In practice, programs commonly use all of the shared memory capacity, leaving nothing for the instrumentation library itself regardless.

Use of libraries in instrumentation functions: Instrumentation functions cannot use accelerated libraries by the targeted application. Doing so could create "recursion" of instrumentation in which an instrumented function becomes itself instrumented.

Non-deterministic applications: While NVBit is architected to be minimally invasive, additional instructions, register pressure, and cache effects from user level instrumentation and the NVBit framework itself can alter the behavior of applications that contain race-conditions or rely on specific scheduling or timing assumptions for correct behavior. In other words, if an application is already susceptible to non-deterministic behavior, instrumenting with NVBit will likely exacerbate this non-determinism. For instance, collecting memory addresses (with the NVBit tool in Section 6.1) on an application that uses in-memory synchronization via spin-loops, can result in a very different number of memory instructions being executed if the application is run multiple times. While worth noting, this limitation is common to all the instrumentation approaches (static or dynamic) and not specific to NVBit.

More on execution overheads: In NVBit every active thread enters, then leaves, the instrumentation function, thus the overhead must be paid by all of them. Within the instrumentation function, however, it is possible to implement thread specialization based on thread identifier, for instance having a subset of threads return immediately. We are planning to explore some form of predicate

1See [6, 38] for implementations of warp-wide FFTs using warp shuffle operations.
matching before jumping to the instrumentation function allowing a finer gain selection of the threads. Also, as explained, before jumping to an instrumentation function, specific registers are saved in memory for every thread. Although fully parallelized, it takes many cycles and can destroy cache locality. We examined carving out instrumentation registers, to limit the state that needs to be saved, however this poses new challenges, including decreased occupancy and requiring a new ad-hoc (unsupported) ABI.

Information accessible with NVBit: The information that can be obtained via the NVBit Inspection APIs is comparable to what can be observed with NVIDIA’s tools such as nvdisasm[23] and cuda-gdb[27]. For instance, developers can use nvdisasm to observe the SASS code of any GPU binary (if the SASS is present), and use cuda-gdb to observe the translation and mapping of any embedded PTX code to SASS. Furthermore, one can use cuda-gdb to read values from memory and registers, allowing manual inspection of the entire ISA visible machine state (as with NVBit). The primary advantage of NVBit over these specific tools is that this information can be analyzed at run-time with high performance C/C++ code, many orders of magnitude faster that what the user can do interactively with nvdisasm and cuda-gdb. Additionally, the dynamic instrumentation aspect of NVBit, where the user can inject generic CUDA functions into a running application, is not possible with any other tool today.

On the fly dynamic instrumentation: As explained in Section 4, NVBit allows instrumentation before a kernel is launched. However, once the kernel is executing, the code cannot be further changed (until the next launch). This is in contrast with the existing approaches on CPU that have the ability to breakpoint at any time and modify the code on the fly. While worth mentioning, this is not a limitation of NVBit but rather of the GPUs that cannot self-compile their code but must rely on the CPU to drive execution.

8 RELATED WORK
This paper is the first to introduce dynamic binary instrumentation on NVIDIA GPUs. On CPUs, this capability is available in many frameworks such as ATOM [35], HP Caliper [13], DynamoRIO [2] and Intel Pin [12, 19]. ATOM [35] was introduced more than 25 years ago targeting the Alpha processor [21] and it is perhaps the first dynamic binary instrumentation framework proposed. It was followed by HP Caliper [13] whose initial implementation targeted the IA-64 Itanium processor and later by DynamoRIO [2] first released on Intel x86 and later on ARM and IBM Power architectures. Finally, Intel Pin [19], targeting the entire Intel x86 family, is arguably the most widely used dynamic binary instrumentation framework. With Intel Pin the developer writes instrumentation tools, or “Pintools” that specify where and how the program will be instrumented. Pin and Pintools work together to instrument the target program. While Pin performs the JIT-compilation and instrumentation, the Pintool directs how/where to instrument. Inside a Pintool, the developer can inspect basic blocks or plain instructions of any application’s function and decide to inject arbitrary functions before or after each one of them. In NVBit the separation of concerns between “NVBit core” and “NVBit tools” is inspired by Intel Pin (i.e. Pin and Pintools) but NVBit goes beyond Pin in functionality because it must also handle runtime API interposition, the complications of translating and mapping C/C++, PTXAS and SASS, as well as unique ISA features of modern GPUs through a hardware abstraction layer.

To the best of our knowledge, all prior instrumentation approaches for GPUs have focused on compile-time instrumentation. Ocelot [7] operates on PTX code, ingesting PTX emitted by a front-end compiler, modifying it in its own compilation passes, and then emitting PTX for GPUs or assembly code for CPUs. Ocelot was originally designed to allow architectures other than NVIDIA GPUs to leverage the parallelism in PTX programs [30], but has also been used to perform instrumentation of GPU programs [8] and to implement GPU simulators [15]. While Ocelot is a useful tool, it is limited in functionality because it operates at the PTX level which does not exactly correspond to the binary code executed by the GPU. Consequently, Ocelot interferes with the back-end compiler optimizations and is more invasive and less precise in its ability to instrument a program than NVBit. SASSI [32] solved this problem by enabling compile-time instrumentation directly on the low level SASS, leveraging the NVIDIA production back-end compiler, but still has the same compile-time restrictions that can limit its usefulness. Hayes et al. [11] demonstrated a similar approach to our decoding/encoding strategy used by Hardware Abstraction Layer (HAL) to support different NVIDIA GPU families.

9 CONCLUSION
This work introduces NVBit, a new dynamic binary instrumentation framework targeting NVIDIA GPUs. NVBit improves upon prior compiler-based instrumentation tools by enabling fast and efficient instrumentation of GPU code regardless of application source code availability. By working directly at the SASS level, NVBit can instrument applications that have been produced by users with NVCC, via JIT compilation of PTX, or through the inclusion of pre-compiled shared libraries such as cuDNN, cuBLAS, and cuSolver. As the number of GPU accelerated libraries proliferates the likelihood of applications relying on these highly optimized libraries increases, evidenced by most machine learning frameworks providing direct support for GPU acceleration via cuDNN. NVBit overcomes prior portability limitations by operating directly on SASS, but utilizes a hardware abstraction layer that enables it to seamlessly work across recent generations of NVIDIA GPUs without being tied to specific compilers. This same HAL enables NVBit users to obtain information from the GPU hardware without having to reverse engineer SASS assembly that is not guaranteed to remain constant from GPU generation to generation. The development of NVBit will enable a new class of performance analysis, optimization, and architectural exploration for GPUs that has not been possible using existing tools which only contain subsets of NVBit’s broad functionality.

ACKNOWLEDGMENTS
This research was, in part, funded by the U.S. Government under the DoE PathForward program. The views and conclusions contained in this document are those of the authors and should not be interpreted as representing the official policies, either expressed or implied, of the U.S. Government.