Exascale Deep Learning for Climate Analytics

Thorsten Kurth\textsuperscript{*} tkurth@lbl.gov  Sean Treichler\textsuperscript{†} sean@nvidia.com  Joshua Romero\textsuperscript{†} joshr@nvidia.com  Mayur Mudigonda\textsuperscript{*} mudigonda@berkeley.edu

Nathan Luehr\textsuperscript{‡} nluehr@nvidia.com  Everett Phillips\textsuperscript{‡} ephillips@nvidia.com  Ankur Mahesh\textsuperscript{*} amahesh@lbl.gov  Michael Matheson\textsuperscript{‡} mathesonma@ornl.gov

Jack Deslippe\textsuperscript{*} jrdeslippe@lbl.gov  Massimiliano Fatica\textsuperscript{‡} mfatica@nvidia.com  Prabhat\textsuperscript{‡} prabhat@lbl.gov  Michael Houston\textsuperscript{†} mhuoston@nvidia.com

\textbf{Abstract}—We extract pixel-level masks of extreme weather patterns using variants of Tiramisu and DeepLabv3+ neural networks. We describe improvements to the software frameworks, input pipeline, and the network training algorithms necessary to efficiently scale deep learning on the Piz Daint and Summit systems. The Tiramisu network scales to 5300 P100 GPUs with a sustained throughput of 21.0 PF/s and parallel efficiency of 79.0\%. DeepLabv3+ scales up to 27360 V100 GPUs with a sustained throughput of 325.8 PF/s and a parallel efficiency of 90.7\% in single precision. By taking advantage of the FP16 Tensor Cores, a half-precision version of the DeepLabv3+ network achieves a peak and sustained throughput of 1.13 EF/s and 999.0 PF/s respectively.

I. JUSTIFICATION

We apply segmentation architectures to climate datasets; achieving state-of-the-art weather pattern masks. We scale the architectures to 27360 Volta GPUs, obtaining a peak (sustained) FP16 performance of 1.13 EF/s (1.0 EF/s). We developed methodologies at system level and several deep learning algorithmic innovations to achieve this unprecedented scaling.

II. PERFORMANCE ATTRIBUTES

\begin{tabular}{|l|l|}
\hline
Category of Achievement & Peak performance, Time-to-solution \hline
Type of Method Used & Deep Learning \hline
Results reported on basis of & Whole application including I/O \hline
Precision reported & Mixed precision \hline
System scale & Measured on full system \hline
Measurement mechanism & Application timers \hline
\end{tabular}

III. OVERVIEW

A. Pattern Detection for Characterizing Extreme Weather

Climate change poses a major challenge to humanity in the 21st century. Several nations are considering adaptation and mitigation strategies pertaining to global, mean quantities such as temperature, or sea-level rise. Increasingly, state and local governments are interested in the question of how extreme weather events will change and affect their local communities. For instance, the state of California receives over 50\% of its rainfall through Atmospheric Rivers (ARs), and Water Resource Management planners are interested in understanding if AR tracks will shift in the future, potentially resulting in a dramatic shortfall in fresh water supply. In the state of Florida, homeowners are interested in understanding if Tropical Cyclones (TCs) or hurricanes will become more intense and start making landfall more often. This has a direct impact on home prices and the insurance industry. TCs have caused the US economy over $200B worth of damage in 2017, and a range of stakeholders are interested in a more careful characterization of the change in number and intensity of such extreme weather patterns in the coming decades.

In order to address these important questions, climate scientists routinely configure and run high-fidelity simulations under a range of different climate change scenarios. Each simulation produces 10s of TBs of high-fidelity output which requires automated analysis. Thus far, climate data analysts have relied entirely upon multi-variate threshold conditions for prescribing extreme weather patterns [1]. Recent efforts [2], [3], [4] have shown that deep learning can be successfully applied for detection, classification and localization of extreme weather patterns. In this paper, we push the frontier of deep learning methods to extract high-quality, pixel-level segmentation masks of weather patterns.

In this work, we use the TensorFlow [5], [6] deep learning framework, which allows the programmatic definition of even very complicated network \textit{graphs} in tens of lines of Python code. TensorFlow provides portability with its capability to map a graph onto multi- and many-core CPUs as well as GPUs. Due to the heavy use of linear algebra-based primitives (e.g. convolutions), most networks (including ours) perform very well on GPUs. The graph also captures the parallelism available in the computation, and Tensorflow uses a dynamic scheduler to select which operation (or \textit{layer}) to compute based on the availability of inputs. (Scheduling is performed independently on each process in a distributed job, leading to challenges with collective communication described in Section V-A3.)

A deep learning model is trained by comparing its output to known labels, using a \textit{loss function} to quantify the differences between the two. The model parameters (e.g. convolution
weights) form a very-high-dimensional (typically millions) space, and training becomes an optimization problem to find the point in the space that minimizes the loss. Each layer is differentiable by construction, and variants of gradient descent are typically used for optimization. Since training sets can be very large, the most common variant is stochastic gradient descent, which performs updates based on randomly-selected subsets (or batches) of the overall training set.

To parallelize training, a common technique is to replicate the model across ranks, with each rank processing a different local batch of images. Updates to the model are aggregated across ranks, with each rank processing a different local batch of images. To perform pixel-level segmentation, Tiramisu includes information bottlenecks, which reduce the number of parameters in the deeper layers of the network with their respective outputs. The Tiramisu network is comprised of a down path but avoids loss of information by replacing some of the downscaling with atrous convolution. Atrous convolutions sample the input sparsely according to a specified dilation factor to detect larger features. This simplifies the decoder (corresponding to Tiramisu’s up path) considerably. Our modifications to these existing networks are described in Section V-B5.

2) Climate Dataset and Ground Truth Labels: We utilize 0.25-degree Community Atmosphere Model (CAM5) output for this study. Climate variables are stored on an 1152 × 768 spatial grid, with a temporal resolution of 3 hours. Over 100 years of simulation output are available in HDF5 files. Ideally, climate scientists would hand-label pixel masks corresponding to events. In practice, scientists currently use a combination of heuristics to produce masks on large datasets. The first step is to process climate model output with the Toolkit for Extreme Climate Analysis [1], [11] to identify TCs. A floodfill algorithm is used to create spatial masks of ARs [12], which provides the labels for our training process.

There are about 63K high-resolution samples in total, which are split into 80% training, 10% test and 10% validation sets. We use all available 16 variables (water vapor, wind, precipitation, temperature, pressure, etc). The pixel mask labels correspond to 3 classes: Tropical Cyclone (TC), Atmospheric River (AR) and background (BG) class.

B. Contributions

Motivated by the problem of finding extreme weather patterns in climate data, our paper makes the following contributions:

- We adapt state-of-the-art Tiramisu and DeepLabV3+ architectures to solve segmentation problems on high resolution, multi-variate scientific datasets.

---

1) Segmentation Architecture: High-level frameworks like TensorFlow make it convenient to experiment with different networks. We evaluated two very different networks for our segmentation needs. The first is a modification of the Tiramisu network [7]. Tiramisu is an extension to the Residual Network (ResNet) architecture [8] which introduced skip connections between layers to force the network to learn residual corrections to layer inputs. Where ResNet uses addition, Tiramisu uses concatenation to combine the inputs of one or more layers of the network with their respective outputs. The Tiramisu network is comprised of a down path that creates an information bottle-neck and an up path that reconstructs the input. To perform pixel-level segmentation, Tiramisu includes skip connections spanning the down and up paths to allow re-introduction of information lost in the down path. Our Tiramisu network uses five dense blocks in each direction, with 2, 2, 2, 4 and 5 layers respectively (top to bottom). We then train the model using adaptive moment estimation (ADAM) [9].

The second network we evaluated is based on the recent DeepLabV3+ network [10] and is shown in Figure 1. DeepLabV3+ is an encoder-decoder architecture that uses well-proven networks (in our case ResNet-50) as a core. The encoder performs a function similar to Tiramisu’s down path but avoids loss of information by replacing some of the downscaling with atrous convolution. Atrous convolutions sample the input sparsely according to a specified dilation factor to detect larger features. This simplifies the decoder (corresponding to Tiramisu’s up path) considerably. Our modifications to these existing networks are described in Section V-B5.
• We make a number of system-level innovations in data staging, efficient parallel I/O, and optimized networking collectives to enable our DL applications to scale to the largest GPU-based HPC systems in the world (Section V-A).

• We make a number of algorithmic innovations to enable DL networks to converge at scale (Section V-B).

• We demonstrate good scaling on up to 27360 GPUs, obtaining 999.0 PF/s sustained performance and a parallel efficiency of 90.7% (Section VII) for half precision. The peak performance we obtained at that concurrency and precision was 1.13 EF/s.

• Our code is implemented in TensorFlow and Horovod; our performance optimizations are broadly applicable to the general deep learning + HPC community, our stack is already being used by several other projects.

While our work is conducted in the context of a specific science driver, most of our proposed innovations are applicable to generic deep learning workloads at scale.

IV. STATE OF THE ART

A. State-of-the-art in Scientific Deep Learning

In recent years, the scientific community has begun to adopt deep learning methods and frameworks as tools for scientific analysis and discovery [13], [14], [15], [16], [17], [18]. Early applications were focused on adapting off-the-shelf convolutional neural networks from natural image processing applications or recurrent neural networks from speech recognition applications (for a review see [19]). There is currently a shift in the community towards incorporating scientific principles (e.g., physical laws such as energy or momentum conservation) and common assumptions (e.g., temporal and/or spatial coherence). Some recent examples in the domain areas related to ours include simulation of local wind field patterns via coupled autoencoder architectures [20], turbulence modeling for climate simulations via deep networks trained with loss functions that incorporate physical terms [21], and supervised applications of extreme weather pattern detection [2].

The field of physics-informed deep learning for scientific and engineering applications is in its infancy, and this paper is a timely contribution focused on exploring the computational limits of representative architectures that many of the above approaches are based on.

B. State-of-the-art in Large-Scale Deep Learning

Modern-day deep neural networks build upon the work laid out by McCulloh and Pitt [22], and Rosenblatt (perceptron) [23]. While forming the foundation for deep learning, these early models often struggled as the network size increases, limiting their utility in the analysis of complex systems. More recently, work by Krizhevsky [24] opened the flood gates for modern day Deep Learning, showing impressive performance on hard vision tasks using large supervised deep networks. This breakthrough was made possible in part by the rapid increase in computational power of modern computing systems. Since then, the complexity of tasks and the size of the networks have been growing steadily over the years, arguably requiring larger and more powerful platforms.

There has been more recent work on scaling deep learning up to larger node counts and performance. Preferred Networks, Inc. demonstrated ResNet-50 converging to 75% accuracy in 15 minutes using the ChainerMN [25] framework on 1024 NVIDIA Tesla P100 GPUs at a total global batch size of 32K for 90 epochs [26]. Jia at al. [27], concurrent with this work, demonstrated scaling to 2048 NVIDIA Tesla P40 GPUs at 64K batch size, achieving convergence in 6.6 minutes using TensorFlow. To effectively utilize leadership class systems, we need to push scaling significantly further than previous work. Most work on classification networks uses relatively small images from the computer vision community. Our work extends Deep Learning to handle much larger input in the form of snapshots from a scientific simulation. These "images" can be millions of pixels in size and generally have many more channels than the red, green, and blue of commodity imaging sensors. We are also contending with a significantly larger dataset that pushes the limits of the file system and requires new data handling techniques.

V. INNOVATIONS

A. System Innovations

1) High speed parallel data staging: Modern neural networks require large amounts of input data and therefore training can easily be bottlenecked by an inability to bring input data to the GPU in a timely fashion. For instance, a single GPU training our modified Tiramisu network can consume 189 MB/s, already above the capabilities of a local hard drive, which means the 6 GPUs on a Summit node require a combined 1.14 GB/s. A training run using 1024 nodes therefore requires a sustained read bandwidth of 1.16 TB/s, and running on the full Summit system will require 5.23 TB/s, more than twice the target performance of the GPFS file system.

Summit makes available 800 GB of high-speed SSD storage on each node to help with local bandwidth needs. While a training data set can be quite large (the climate data used in this study is currently 3.5 TB), in a distributed training setting, it suffices for each node to have access to a significant fraction of the overall data set. The images selected by each rank are combined to form a batch, so a sufficient (and independently selected) set of samples for each rank to choose from results in batches that are statistically very similar to a batch selected from the entire data set. In our experiments, 250 images per GPU (1500 per node) are sufficient to maintain convergence.

Unfortunately, a naive staging script that asked each of 1024 nodes to copy its own subset of the full data set from GPFS required 10-20 minutes to complete and rendered the global file system nearly unusable for other users of the machine during that time. With this approach, each individual file from the data set was being read by 23 nodes on average. To address this, we developed a distributed data staging system that first divides the data set into disjoint pieces to be read by each rank. Each rank’s I/O throughput was further improved by
running multiple threads that perform file reads in parallel – using eight threads instead of one increased the achieved read bandwidth from 1.79 GB/s on average to 11.98 GB/s, an improvement of 6.7×. Once all files in the data set have been read from GPFS, point-to-point MPI messages are used to distribute copies of each file to other nodes that require it. This approach takes advantage of the significantly higher bandwidth of the Infiniband network and places no further load on the file system. Our improved script is able to stage in data for 1024 (4500) nodes on Summit in under 3 (7) minutes.

On Piz Daint, where no local SSDs are available, the only node local storage with sufficient bandwidth to feed the P100 GPU is the Linux tmpfs (DRAM), which has much more limited capacity.

2) Optimized data ingestion pipeline: Although the staging of input data into fast local storage eliminates bottlenecks andvariability from global file system reads, optimization is also required for the TensorFlow input pipeline that reads the input files and converts them into the tensors that are fed through the network. By default, the operations to read and transform input data are placed in the same operation graph as the networks themselves, causing idle time on the GPU while the CPU performs input-related tasks. This serialization can be eliminated by enabling the prefetching option of TensorFlow datasets, which allows the input pipeline to run ahead of rest of the network, placing processed input data into a queue. As long as the queue remains non-empty, the network can obtain its next input immediately upon completion of the previous one. The queue depth can be made deep enough to insulate against variability in the input processing rate, but the average production rate must still exceed the average consumption rate. As a further optimization, TensorFlow allows for concurrent processing of multiple input files using its map operator; however, the HDF5 library used to read the climate data serializes all operations, negating the benefit of parallel operation. By using the Python multiprocessing module, we were able to transform these parallel worker threads into parallel worker processes, each using its own instance of the HDF5 library. With 4 background processes taking care of reading and processing input data, the input pipeline can more closely match the training throughput of both networks, even when using FP16 precision.

3) Hierarchical all-reduce: Network training is distributed across multiple GPUs using Horovod [28]. Horovod is a Python module that uses MPI to transform a single-process TensorFlow application into a data-parallel implementation. Each MPI rank creates its own identical copy of the TensorFlow operation graph. Horovod then inserts all-reduce operations into the back-propagation computation to average the computed gradients from each rank’s network. Ranks update their local models independently, but (assuming consistent initialization) the use of gradients averaged across all the ranks results in identical updates (i.e. synchronous distributed training). Although it is possible for a TensorFlow+Horovod implementation to use multiple GPUs per rank, we adopted the simpler approach of using a different MPI rank for each GPU (i.e. 6 ranks per node on Summit), allowing the same code to be used on both Summit and Piz Daint. Horovod has been shown to have good scalability up to 1024 GPUs, but as we scaled further, we saw a dramatic loss in parallel efficiency resulting from two issues

The first issue was a bottleneck on the first rank, which acts as a centralized scheduler for Horovod operations. As each TensorFlow process is independently scheduling the operations in its graph, different ranks might attempt to execute their all-reduce operations in different orders, resulting in deadlock. Horovod resolves this by dynamically reordering all-reduce operations to be consistent across all ranks. Each rank sends a message to the controller (rank 0) indicating readiness to perform a given all-reduce operation. Once the controller has received messages from all ranks for one or more operations, it sends a return message to every rank with an ordered list of tensors on which to perform collective operations. Our network has over a hundred allreduce operations per step, forcing the controller to receive and then send millions of messages per second for larger jobs. A distribution of the scheduling load is not possible, as all ranks must agree on a total order of collective operations to perform, so we chose instead to perform hierarchical aggregation of the control messages. The ranks are organized into a tree of configurable radix r, and each node in the tree waits for readiness messages from all of its direct children (and its own local operation) before sending a readiness message to its parent in the tree. Rank 0 sits at the root of the tree and uses the original Horovod algorithm for scheduling, but operates as if there were only +1 ranks to coordinate. When a rank receives a message to start collective operations, it first relays that message to its children (if any) and then initiates the collective. This recursive broadcast approach guarantees that no rank sends or receives more than messages for each tensor, reducing the message load to mere thousands of messages per second, regardless of scale. Tuning of broadcast tree shapes can be important when latency is a concern, but TensorFlow’s dynamic scheduler makes it fairly tolerant to small latency differences, and we observed no measureable performance difference for values of between 2 and 8.

The second issue to address was the performance of the collective all-reduce operations themselves. The existing Horovod implementation is able to reduce data residing on GPUs in two different ways, either by a standard MPI_Allreduce or by using the NVIDIA Collective Communications Library (NCCL)[29]. Both have their strengths: MPI often uses tree-based communication patterns for performance at scale, while NCCL uses a systolic ring approach that takes advantage of the characteristic of GPUs that are connected with NVLink within a Summit node. To obtain both the scalability of MPI and the local bandwidth improvements of NCCL, we implemented a hybrid all-reduce approach. Data is first reduced across the GPUs within a node using NCCL. Once those 6 ranks have the same locally-reduced data, 4 of the ranks (two on each CPU socket) each perform an MPI_Allreduce on a quarter of the data, sharing with the corresponding rank on every other node.
and obtaining their quarter of the final result. Finally, NCCL broadcast operations are used within the node to ensure each of the 6 GPUs has a full copy of the entire all-reduce result. The decision to have 4 local ranks perform MPI operations was based on experimentation, but suggests that a 1:1 mapping between communicating processes and virtual network devices is the most efficient strategy on Summit (each node has a dual-rail Mellanox IB ConnectX-5 EX adapter that is virtualized as 4 IB devices). With only a single GPU per node, Piz Daint does not benefit from this hybrid all-reduce implementation, but with the trend towards higher GPU counts per node, we expect this optimization to be beneficial on future machines as well.

B. Deep Learning Innovations

1) Weighted loss: The image segmentation task for climate analysis is challenging because of the high class imbalance: about 98.2% of the pixels are BG and about 1.7% of the overall pixels are ARs. Pixels labelled as TCs make up less than 0.1% of the total. With an unweighted loss function, each pixel contributes equally to the loss function, and a network can (and did, in practice) achieve high accuracy (98.2% in our case) by simply predicting the dominant background class for all pixels. To improve upon this situation, we use a weighted loss calculation in which the loss for each pixel is weighted based on its labeled class. The per-pixel weight map is calculated as part of the input processing pipeline and provided to the GPU along with the input image. Our initial experiments used the inverse of the class frequencies for weights, attempting to equalize the collective loss contribution from each class. We found that this approach led to numerical stability issues, especially with FP16 training, due to the large difference in per-pixel loss magnitudes. We examined more moderate weightings of the classes and found that using the inverse square root of the frequencies addressed stability concerns while still encouraging the network to learn to recognize the minority classes (see Figure 7).

2) LARC: Layer-wise adaptive rate control (LARC) [30] is designed to control the magnitude of weight updates by keeping them small compared to the norm of layer’s weights. LARC uses a separate independent learning rate for every layer instead of every weight. The magnitude of the update is defined with respect to the weight’s norm. LARC improves the accuracy of large networks, especially when trained using large batch sizes. Compared to layer-wise adaptive rate scaling (LARS) [31], LARC removes the need for complex learning rate warm-up techniques and is thus much easier to use. Given all these advantages, we use LARC for the results reported in this study.

3) Multi-channel segmentation: Traditional image segmentation tasks work on 3-channel RGB images. However, scientific datasets can be comprised of many channels: in case of the CAM5 climate dataset, those can incorporate fields such as temperature, wind speeds, pressure values, and humidity at different altitudes. Our initial experiments on Piz Daint used 4 channels that were thought to be the most important, but when the network was moved to Summit, the additional computational capabilities allowed the use of all 16 channels, which improved the accuracy of the models dramatically. The optimal subset of channels to use likely lies in between these two, and we plan to take advantage of the ability to rapidly train this network at scale to tune for the right subset.

4) Gradient lag: Most of the all-reduce operations required for gradient computation can be overlapped with other computation, but the top-most layer’s gradient computation is a sequential bottleneck for a standard optimizer. The network-induced latency of this computation can limit performance at large scale. To improve parallel efficiency, we modified the optimizer to use the gradients computed in the previous step when performing weight updates. In addition to improving the overlap of communication and computation, this lagging of the gradients allows Horovod to more efficiently batch the tensors for all-reduce computations, increasing network throughput. Although a change to the optimizer usually requires changes to the hyperparameters to maintain convergence properties, the performance benefit is usually worth the effort at large scale. A similar gradient lagging strategy, known as elastic averaging SGD (EASGD) was shown to be effective, with even larger degrees of lag [32].

5) Modifications to the neural network architectures: The developers of the original Tiramisu network advocate the use of many layers with a relatively small growth rate per layer (e.g. 12 or 16) [7] and our initial network design used a growth rate of 16. This network learned well, but performance analysis of the resulting TensorFlow operations on Pascal and Volta GPUs found considerable room for improvement and we determined that a growth rate of 32 would be significantly more efficient. To keep the overall network size roughly the same, we reduced the number of layers in each dense block by a factor of two and changed the convolutions from \(3 \times 3\) to \(5 \times 5\) to maintain the same receptive field. Not only was the new network much faster to compute, we found that it trained faster and yielded a better model than our original network.

For DeepLabv3+, the atrous convolutions result in a more computationally expensive network than Tiramisu. The standard DeepLabv3+ design makes the compromise of performing segmentation at one-quarter resolution (i.e. \(288 \times 192\) rather than \(1152 \times 768\)) to keep the computation tractable for less-powerful systems, at the cost of fidelity in the resulting masks. The irregular and fine-scale nature of our segmentation labels requires operating at the native resolution of the dataset. With the unparalleled performance of Summit available for this work, we were able to replace the standard DeepLabv3+ decoder with one that operates at full resolution, thereby benefiting the science use case.

VI. PERFORMANCE MEASUREMENT

Training performance of a deep neural network is generally reported in images (or batches) per second, but it can be useful to convert these numbers into floating point performance (i.e. FLOP/s). To do so, we incorporate some Python code that performs an analysis on the TensorFlow operation.
graph constructed by the application. The nodes of the graph are traversed and the number of FLOPs required for each operation is computed. This graph-based analysis is essential for computing an accurate FLOP count when working with an application that defines multiple networks that share nodes.

For convolution nodes, additional analysis was required as there are multiple algorithmic formulations available, some of which require different quantities of floating point operations. TensorFlow dynamically tunes the algorithm choice for best performance, so it was necessary to use the API tracing capability in cuDNN to determine the algorithm selection. With the current versions of TensorFlow and cuDNN, we found that all convolutions were performed using either implicit GEMMs or direct convolutions. For example, a $3 \times 3$ direct convolution on a $1152 \times 768$ image with 48 input channels, 32 output channels and a batch size of 2 requires $3 \times 3 \times 1152 \times 768 \times 48 \times 32 \times 2 \times 2 = 48.9 \times 10^9$ FLOPs. (The final factor of 2 follows the normal convention of counting both multiplies and additions as FLOPs.)

Once the FLOP count per step has been determined, we normalize this by the number of samples (images) per step. Based on the number of steps we can then compute the number of samples processed in that step per rank and compute statistics on the time series of steps. If not otherwise stated, we compute the mean number of processed samples for every step over ranks and the median of the result over time and quote this as our sustained throughput. We further compute an (asymmetric) error bar based on the central 68% confidence interval (computed from the 0.16 and 0.84 percentiles) over time. Using the FLOP per sample we can then compute a FLOP rate by multiplying the total processed samples per step over the FLOP per sample.

As is common for deep learning training situations, a series of additional calculations is carried out on the validation data set after each epoch, i.e. a full pass over the training data has been performed. Our data staging technique holds the number of additional calculations is carried out on the validation data after each epoch, i.e. a full pass over the training data has been performed. Our data staging technique holds the number of samples processed in that step per rank and computes statistics on the time series of steps. If not otherwise stated, we compute the mean number of processed samples for every step over ranks and the median of the result over time and quote this as our sustained throughput. We further compute an (asymmetric) error bar based on the central 68% confidence interval (computed from the 0.16 and 0.84 percentiles) over time. Using the FLOP per sample we can then compute a FLOP rate by multiplying the total processed samples per step with the FLOP per sample.

A. HPC Systems and Environment

1) Piz Daint: Piz Daint at CSCS [33] is a hybrid Cray XC40/XC50 system. We will only consider the XC50 portion of the machine in this paper. The latter is comprised of 5320 hybrid CPU+GPU nodes. The CPU are single-socket Intel Xeon E5-2695v3 with 12 hardware cores which can host 2 HyperThreading each at 2.6 GHz. Each node has 64 GB of DDR memory and is further equipped with one NVIDIA Pascal GPU (P100) with 16 GB HBM2 memory and 32 GB/s PCIe bidirectional bandwidth. The nodes are connected by a low-latency high-bandwidth Aries interconnect with a diameter-5 Dragonfly topology. The peak single-precision floating point performance of the machine is 50.6 PF/s, twice the quoted 25.3 PF/s double-precision performance [34]. The global LUSTRE file system offers a peak bandwidth of 744 GB/s for reads and a total capacity of 28 PB.

Software environment: On Piz Daint, we use Tensorflow v1.6, compiled with CUDA 8.0 and the cuDNN 7.1.1 backend. We use our improved Horovod with hierarchical control plane which is based on the official v0.12.0 release. We compile it against Cray MPICH v7.6.0 and enable CUDA-aware collectives.

2) Summit: Summit is the new leadership class supercomputer installed at the Oak Ridge National Laboratory (ORNL). This system is the current top-ranked supercomputer in the TOP500 rankings, the first on the list to surpass the 100 double-precision PF mark on the HPL benchmark [35]. The system is comprised of 4608 nodes, each equipped with two IBM Power 9 CPUs and 6 NVIDIA Volta GPUs (V100) with 16 GB HBM2 memory. Each Power 9 CPU is connected to 3 Volta GPUs using NVIDIA high-speed interconnect NVLink, capable of 300 GB/s bi-directional bandwidth. Each node has 512 GB of system memory and a 1.6 TB NVMe disk, half of which is available to jobs to be used as burst buffer. Dual-rail EDR Infiniband cards connect all the nodes using a non-blocking fat-tree topology. The nodes can access a POSIX-based IBM Spectrum Scale parallel file system with a current capacity of 3 PB and approximate maximum speed of 30 GB/s.

The Volta architecture includes Tensor Cores that provide mixed-precision operations. In each cycle, each of the 640 Tensor Cores can perform 64 floating-point Fused-Multiply-Add (FMA) operations with input values in half precision and output values either in half (FP16) or single precision (FP32). Deep Learning workloads are able to use mixed-precision. Utilizing the Tensor Cores, each Volta GPU can perform 125 trillion floating-point operations per second, resulting in a peak

<table>
<thead>
<tr>
<th>Network</th>
<th>Operation Count (TF/sample)</th>
<th>GPU Model (System)</th>
<th>Precision</th>
<th>Training Rate (samples/s)</th>
<th>Performance (TF/s)</th>
<th>% Peak</th>
</tr>
</thead>
<tbody>
<tr>
<td>DeepLabv3+</td>
<td>14.41</td>
<td>V100 (Summit)</td>
<td>FP16</td>
<td>2.67</td>
<td>38.45</td>
<td>31</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>FP32</td>
<td>0.87</td>
<td>12.53</td>
<td>80</td>
</tr>
<tr>
<td>Tiramisu</td>
<td>4.188</td>
<td>V100 (Summit)</td>
<td>FP16</td>
<td>5.00</td>
<td>20.93</td>
<td>17</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>FP32</td>
<td>1.91</td>
<td>8.00</td>
<td>51</td>
</tr>
<tr>
<td></td>
<td>3.703*</td>
<td>P100 (Piz Daint)</td>
<td>FP32</td>
<td>1.20</td>
<td>4.44</td>
<td>48</td>
</tr>
</tbody>
</table>

Fig. 2: Single GPU performance results from training the Tiramisu and DeepLabv3+ networks. Results are shown for all tested systems using FP32 and FP16 precision where relevant. Note that the operation count for Tiramisu on Piz Daint (marked with an asterisk) is computed from a modified network using 4 out of the 16 available input data channels.
node performance of 750 TF/s.

Software environment: On Summit, we use TensorFlow v1.8 compiled with CUDA 9.2 and cuDNN v7.2 backend. We again use our improved Horovod with hierarchical control plane which is based on the official v0.12.0 release. We compile it against IBM Spectrum MPI v10.2 and also NCCL v2.2.13 for fast GPU-based intranode all-reduces.

VII. PERFORMANCE RESULTS

A. Single GPU Performance

Using the methodology described in Section VI, we determined the number of floating point operations required to process a single image with the Tiramisu and DeepLabv3+ networks. Combining these values with the sustained training rate (in samples/s) per GPU yields the sustained single GPU compute performance in Flop/s for each network. For both networks, a single image per GPU is processed per training step when FP32 precision is used, while for FP16, the lower memory footprint enables batches of two images per GPU to be processed during each training step. Single GPU performance results from this analysis can be found in Figure 2. From the tabulated data, we observed that the DeepLabv3+ network utilizes compute resources more efficiently than Tiramisu, achieving a higher percentage of peak Flop/s for both FP32 and FP16 computations. However, when comparing FP32 to FP16 computations across all results, the FP16 results are notably less efficient.

To determine the source of these performance inefficiencies, we made a detailed analysis of the work performed on the GPU using the CUDA profiling tools. Figure 3 provides a summary of this analysis, with further per-network details shown in Figure 8 (Tiramisu) and Figure 9 (DeepLabv3+). In order to capture the cost of all-reduce operations, this analysis was performed on a job running across 4 Summit nodes (24 GPUs), so the numbers differ slightly from the single GPU performance discussed above. Multiple runs were required to measure different performance counters, and the non-determinism in TensorFlow’s execution of the graph adds some noise to the measurements (which, in some cases, causes ratios to slightly exceed 100%). Further, each training step requires thousands of kernels, making a traditional roofline analysis difficult. Instead, we grouped kernels into eight categories and looked at the computational and memory needs of each category. All of the computationally intensive kernels are in the forward and backwards convolutions, which get fairly good utilization of the FP32 computing resources. However, the analysis shows that the Tiramisu network’s convolution kernels become memory limited when using FP16 precision. This is a fundamental limitation of the Tiramisu-style network due to its small filter sizes per layer. The convolutions in the DeepLabv3+ use much larger channel counts per layer, resulting in higher computational intensity. This reduces the overall memory demand and improves datapath utilization. In addition to the convolutional layers, neural networks require many point-wise operations in the forward and backward passes (e.g. bias and dropout layers) as well as in the optimizer. The most expensive of these are in the forward pass, and get very good memory utilization for both FP32 and FP16 precisions. A small but significant contribution to the overall step time comes from copies and transpose operations that are inserted by TensorFlow. Although both networks can be implemented without extra copies (by assembling layers in place), the TensorFlow graph optimization pass is not able to make such a specific optimization. As a final optimization, we modified the data layout of the decoder stage of the DeepLabv3+ network to produce fewer extraneous transposes. This modification yielded a 10% speedup compared to the original code for our largest scale run. Finally, the NCCL kernels used for the intra-node portion of the all-reduces are bottlenecked by the bandwidth of the NVLink connections rather than the DRAM bandwidth (as described in Section V-A3, the MPI portion of the all-reduces is performed on the CPU concurrently with GPU and is not shown here).

Our analysis found that the GPU is kept completely busy for the FP32 cases, indicating that any performance improvements

![Table](image)

Fig. 3: Summary of single node performance analysis of training for both Tiramisu (left) and DeepLabv3+ (right) networks. Kernels are grouped by category, and results are shown for both FP32 and FP16 training. The fraction of time spent in kernels from each category is shown along with the fraction of peak math and memory performance achieved by kernels in that category. An asterisk (*) is used to indicate values less than 0.1%. Values reported are subject to some measurement uncertainty (see text).
have to come from optimizing or eliminating some of the kernels running on the GPU. The most beneficial kernels to optimize are the convolutions, but with so many different kernels being used, the effort would be significant, and would deny the application the benefit of any improvements that are made to the cuDNN library. For example, a move from cuDNN v7.0.5 to v7.1.2 early in the project resulted in a 5% performance improvement with no changes to the application. We explored a move away from TensorFlow, implementing the network directly with cuDNN library calls, but the resulting code was much harder to maintain than the TensorFlow version. A 5-10% performance gain was not worth the impact on programmer productivity. The final optimization strategy, and the one we are pursuing, is to make incremental improvements within TensorFlow to improve the memory management and fuse some of the point-wise operations together to reduce the number of times tensors are read and written to DRAM. This might also allow the batch size to be increased, which would also improve the efficiency of the convolutional stages.

With the use of significantly faster math in the FP16 cases, the memory-bound kernels consume a larger fraction of the overall step time, and any optimizations to eliminate copies or fuse point-wise tasks will help the FP16 even more than FP32. The profile for the FP16 also shows some periods where the GPU has run out of work, suggesting that code running on the CPU such as the input pipeline or the TensorFlow scheduler may require additional optimization as well.

B. Scaling Experiments

We perform several scaling experiments on Piz Daint and Summit. On Piz Daint, we ran the Tiramisu network only, while on Summit, both Tiramisu and DeepLabv3+ networks were run. The experiment setup is slightly different for the two systems and we explain the details below. We bind one MPI rank to each GPU which amounts to one rank per node on Piz Daint and six ranks per node on Summit.

On Piz Daint, we scale the training up from a single GPU to the full machine, i.e. 5300 nodes. We also compare the scaling behavior when staging input data against reading it from the global Lustre file system. On Summit, we run with a single GPU as a baseline, but then sweep from 1 to 4560 nodes using all 6 GPUs per node (i.e. 6 to 27360 GPUs).

The scaling results are shown in Figure 4. We find that the training performance of Tiramisu scales to a sustained 21.0 PF/s on the full Piz Daint machine, achieving parallel efficiencies of 83.4% at 2048 nodes and 79.0% at 5300 nodes in FP32. On Summit, scaling Tiramisu to 4096 nodes yields a sustained throughput of 176.8 PF/s and 492.2 PF/s for FP32 and FP16 precision respectively, maintaining parallel efficiencies above 90% in both cases. Moving on to DeepLabv3+, scaling to 4560 nodes with FP32 precision yields a sustained throughput of 325.8 PF/s and a parallel efficiency of 90.7%. The FP16 network reaches a peak 1.13 EF/s, sustained 999.0 PF/s and 90.7% parallel efficiency at that scale. The highest performing results were obtained on Summit in the cases with gradient lag (see Section V-B4) enabled, corresponding to the data labeled “lag 1” in Figure 4. The results clearly indicate the effectiveness of the lagged scheme in improving the overall application scalability.

To demonstrate the benefit of the data staging process described in Section V-A1, we experimented on Piz Daint with reading input data directly from the global file system and highlight results in Figure 5. Performance matches the runs using data staging at lower node counts, but the difference becomes apparent at larger scales. On 2048 GPUs, the parallel efficiency has dropped to 75.8%, a 9.5% penalty for not staging the input data in the local tmpfs storage. Additionally, the throughput shows larger variability. At this scale, the neural network is demanding nearly 110 GB/s of input data, very close to the file system’s limit of 112 GB/s. Therefore, we did not attempt to scale beyond 2048 nodes without data staging.

C. Convergence at Scale

A major challenge for deep neural networks is to maintain convergence properties (and with good accuracy) as the network training is scaled out. To demonstrate the stability of our network at large scales, we performed longer runs on up to 1024 Summit nodes using both the FP32 and FP16 precision modes, training the network to convergence. As with the scaling runs, the dataset is resampled to put 1500 files per node, improving the statistical properties of the large batches being used at this scale. The training in each case was performed for a fixed number of epochs (targeting a total training time of just over two hours).

The training loss curve for these runs are shown in Figure 6 along with curves for runs at smaller scales (384 GPUs and 1536 GPUs). Moving averages over 10 step windows are used to filter out step-to-step fluctuations in the loss. As can be seen in Figure 6, all of the configurations are converging with both FP16 and FP32. Tiramisu as well as DeepLabV3+ network is stable at large scale with the initially chosen set of hyperparameters. Tuning of hyperparameters is always necessary when scaling up a network, and we expect that the time to solution will improve further as they are dialed in. There are a few other important things to notice in Figure 6: 1) FP16 converges in significantly less time that FP32; 2) DeepLabV3+ generally converges faster than Tiramisu; 3) And lag0 vs lag1 with DeepLabV3+ has nearly identical training loss curves. The ability to perform these experiments in an hour or two rather than days is a key enabler to being able to perform training at these scales and explore the hyperparameter and algorithm space.

D. Climate Science Results

Segmentation accuracy is often measured using the intersection over union (IoU) metric. The Tiramisu network obtained an IoU of 59% on our validation data set, while our modified DeepLabv3+ network was able to achieve 73% IoU. Visually, this translates into qualitatively pleasing masks as seen in Figure 7. Not only does the network find the same atmospheric features, it makes a very good approximation of their exact boundaries. In some cases, the boundaries predicted
Fig. 4: Weak scaling results in terms of images/sec and sustained performance in PF/s on Summit (FP16 and FP32, Tiramisu and DeepLabv3+) and Piz Daint (FP32, Tiramisu). The dashed lines represent the ideal scaling lines for the different architectures and precisions.

by the model appear to be superior to the labels provided by heuristics. One of the tropical cyclones in Figure 7b does suffer from overprediction. This is an expected consequence of our weighted loss function, which penalizes a false negative on a TC by roughly $37 \times$ more than a false positive.

VIII. IMPLICATIONS

A. Climate Science

This is the first successful demonstration of the application of Deep Learning for extracting pixel-level segmentation masks in the climate science community. This analysis opens the door for more sophisticated characterization of extreme weather than what has been possible before. Prior to this work, climate scientists reported coarse summary statistics such as number of global storms. In contrast, we can now compute conditional precipitation, wind velocity profiles and power dissipation indices for individual storm systems. These sophisticated metrics will enable us to characterize the impact from each event (physical damage to infrastructure, flooding, monetary loss, etc) with unprecedented fidelity.

In the future, we will explore advanced architectures that can consider temporal evolution of storms. This will increase the resident size of the network architecture, requiring model (as well as data) parallelism for efficient execution. We also plan on working with the climate science community to generate high quality ground truth datasets without resorting to heuristics. Developing accessible interfaces for specifying masks, and bootstrapping the process using online, semi-supervised methods is an area for further investigation.

B. Future Systems

Scaling Deep Learning further on future exascale machines with purely data parallel techniques will prove to be numerically difficult. Techniques such as LARC have increased the total global batch size that can converge, but we view the incorporation of model parallel approaches as being indispens-
able in the foreseeable future. Systems like Summit (with high speed NVLink connections between processors) are amenable to domain decomposition techniques that split layers across processors. Exploring model parallel implementation across nodes is a natural extension, that will require investments in more complex collectives in software libraries like Horovod and NCCL, and optimizations at the algorithm as well as network switch level.

Additional training performance optimizations will increase the rate at which we need to feed input data to the networks, further exacerbating the parallel I/O problem. While compression techniques can be used at the expense of already heavily utilized main processors, more memory close to the compute elements, such as node-local non-volatile memory, may help reduce the pressure on the global file system. There is also a potential for processing at the storage layer itself to aid in data processing and augmentation. Generally the stress on the dataplane and communication layers will quickly increase, requiring holistic approaches towards hardware and software co-design.

To conclude, we believe that field of Deep Learning is poised to have a major impact on the scientific world. Scientific data requires training and inference at scale, and while Deep Learning might appear to be a natural fit for existing petascale and future exascale HPC systems, careful consideration must be given towards balancing various subsystems (CPUs, GPUs/accelerators, memory, storage, I/O and network) to obtain high scaling efficiencies. Sustained investments are required in the software ecosystem to seamlessly utilize algorithmic innovations in this exciting, dynamic area.

IX. Conclusions

We have presented the first exascale-class deep learning application. Motivated by the important problem of segmenting extreme weather patterns, we have successfully applied the Tiramisu and DeepLabv3+ architectures to high resolution, multi-variate climate datasets. We developed a number of enhancements to the deep learning algorithms (custom loss function, optimization schemes, channels and network architecture) to obtain excellent qualitative and quantitative results. We built upon a number of system-level optimizations (advanced data staging, optimized data ingestion, and hierarchical all-reduce communication) to scale the scientific application to an unprecedented level of concurrency (4560 Summit nodes, 27360 Volta GPUs), scaling efficiency (90.7%) and performance (1.13 EF/s peak, 999.0 PF/s sustained). Our work extends open-source TensorFlow and Horovod tools, thereby benefiting the broader scientific and commercial deep learning communities. The environment we have developed is already in use by other teams on Summit and the methodologies will extend to current and future HPC platforms.

ACKNOWLEDGMENTS

This research used resources of the National Energy Research Scientific Computing Center (NERSC), a DOE Office of Science User Facility supported by the Office of Science of the U.S. Department of Energy under Contract No. DE-AC02-05CH11231. This work was supported by a grant from the Swiss National Supercomputing Centre (CSCS) under Project ID g107. We thank Nicholas Cardo, Andreas Joksch, Miguel Gila and the CSCS staff for assistance in using Piz Daint. We thank Paul Tucker and Rajat Monga from Google for helpful discussions pertaining to TensorFlow. Michael Wehner, Karthik Kashinath, Burlen Loring, Travis O’Brien and Bill Collins from LBNL were instrumental in motivating the climate science problem and providing datasets. This research used the Summit system at the Oak Ridge Leadership Computing Facility at the Oak Ridge National Laboratory, which is supported by the Office of Science of the U.S. Department of Energy under Contract No. DE-AC05-00OR22725. We are very grateful to OLCF staff: Veronica Melesse Vergara; Don Maxwell, and Matthew Ezell for their assistance with the runs, and Arjun Shankar; Ashley Barker; Tjerk Straatsma and Jack Wells for programmatic support.
REFERENCES


[34] Piz Daint – Cray XC50, Xeon E5-2690v3 12C 2.6GHz, Aries interconnect, NVIDIA Tesla P100 | TOP500 Supercomputer Sites. [Online]. Available: https://www.top500.org/system/179397

# APPENDIX

## FP32 Training

<table>
<thead>
<tr>
<th>Category</th>
<th># Kern</th>
<th>Time (ms)</th>
<th>Math (TF)</th>
<th>Mem (GB)</th>
<th>% Time</th>
<th>% Math</th>
<th>% Mem</th>
</tr>
</thead>
<tbody>
<tr>
<td>Forward Convolutions</td>
<td>71</td>
<td>172.4</td>
<td>100.0</td>
<td>31.4</td>
<td>51.7</td>
<td>64.4</td>
<td></td>
</tr>
<tr>
<td>Forward Point-wise</td>
<td>563</td>
<td>43.6</td>
<td>&lt; 0.1</td>
<td>32.2</td>
<td>7.9</td>
<td>82.1</td>
<td></td>
</tr>
<tr>
<td>Backward Convolutions</td>
<td>95</td>
<td>270.5</td>
<td>153.2</td>
<td>49.2</td>
<td>65.7</td>
<td>62.9</td>
<td></td>
</tr>
<tr>
<td>Backward Point-wise</td>
<td>113</td>
<td>4.1</td>
<td>&lt; 0.1</td>
<td>2.2</td>
<td>0.7</td>
<td>59.6</td>
<td></td>
</tr>
<tr>
<td>Optimizer</td>
<td>1056</td>
<td>3.0</td>
<td>&lt; 0.1</td>
<td>0.7</td>
<td>0.5</td>
<td>25.9</td>
<td></td>
</tr>
<tr>
<td>Copies / Transposes</td>
<td>388</td>
<td>30.5</td>
<td>-</td>
<td>19.8</td>
<td>5.5</td>
<td>78.0</td>
<td></td>
</tr>
<tr>
<td>Allreduce (NCCL)</td>
<td>25</td>
<td>28.2</td>
<td>&lt; 0.1</td>
<td>0.4</td>
<td>5.1</td>
<td>1.6</td>
<td></td>
</tr>
<tr>
<td>Type Conversions</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>GPU Idle</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Total</td>
<td>2511</td>
<td>549.9</td>
<td>4.19</td>
<td>308.5</td>
<td>48.5</td>
<td>62.3</td>
<td></td>
</tr>
</tbody>
</table>

## FP16 Training

<table>
<thead>
<tr>
<th>Category</th>
<th># Kern</th>
<th>Time (ms)</th>
<th>Math (TF)</th>
<th>Mem (GB)</th>
<th>% Time</th>
<th>% Math</th>
<th>% Mem</th>
</tr>
</thead>
<tbody>
<tr>
<td>Forward Convolutions</td>
<td>95</td>
<td>105.5</td>
<td>96.1</td>
<td>25.3</td>
<td>21.2</td>
<td>101.2</td>
<td></td>
</tr>
<tr>
<td>Forward Point-wise</td>
<td>564</td>
<td>51.1</td>
<td>&lt; 0.1</td>
<td>35.3</td>
<td>12.2</td>
<td>76.8</td>
<td></td>
</tr>
<tr>
<td>Backward Convolutions</td>
<td>113</td>
<td>159.7</td>
<td>95.8</td>
<td>38.3</td>
<td>28.0</td>
<td>66.7</td>
<td></td>
</tr>
<tr>
<td>Backward Point-wise</td>
<td>123</td>
<td>11.6</td>
<td>&lt; 0.1</td>
<td>5.0</td>
<td>2.8</td>
<td>47.9</td>
<td></td>
</tr>
<tr>
<td>Optimizer</td>
<td>1056</td>
<td>3.0</td>
<td>&lt; 0.1</td>
<td>0.9</td>
<td>0.7</td>
<td>33.3</td>
<td></td>
</tr>
<tr>
<td>Copies / Transposes</td>
<td>530</td>
<td>51.5</td>
<td>-</td>
<td>28.2</td>
<td>12.3</td>
<td>60.8</td>
<td></td>
</tr>
<tr>
<td>Allreduce (NCCL)</td>
<td>30</td>
<td>22.4</td>
<td>&lt; 0.1</td>
<td>0.7</td>
<td>5.4</td>
<td>3.5</td>
<td></td>
</tr>
<tr>
<td>Type Conversions</td>
<td>143</td>
<td>0.5</td>
<td>-</td>
<td>0.1</td>
<td>0.1</td>
<td>22.2</td>
<td></td>
</tr>
<tr>
<td>GPU Idle</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Total</td>
<td>2654</td>
<td>417.3</td>
<td>8.38</td>
<td>262.1</td>
<td>16.1</td>
<td>69.8</td>
<td></td>
</tr>
</tbody>
</table>

Fig. 8: Detailed single node performance analysis of Tiramisu network training for FP32 (left) and FP16 (right) precision. Kernels are grouped by category, with the total time, FLOPs, and memory traffic reported for each. The fraction of time spent in kernels from each category is shown along with the fraction of peak math and memory performance achieved by kernels in that category. Values reported are subject to some measurement uncertainty (see text).

## FP32 Training

<table>
<thead>
<tr>
<th>Category</th>
<th># Kern</th>
<th>Time (ms)</th>
<th>Math (TF)</th>
<th>Mem (GB)</th>
<th>% Time</th>
<th>% Math</th>
<th>% Mem</th>
</tr>
</thead>
<tbody>
<tr>
<td>Forward Convolutions</td>
<td>239</td>
<td>404.4</td>
<td>77.1</td>
<td>33.3</td>
<td>75.6</td>
<td>21.2</td>
<td></td>
</tr>
<tr>
<td>Forward Point-wise</td>
<td>870</td>
<td>39.3</td>
<td>&lt; 0.1</td>
<td>25.9</td>
<td>3.2</td>
<td>73.2</td>
<td></td>
</tr>
<tr>
<td>Backward Convolutions</td>
<td>127</td>
<td>596.0</td>
<td>48.5</td>
<td>49.0</td>
<td>102.7</td>
<td>9.0</td>
<td></td>
</tr>
<tr>
<td>Backward Point-wise</td>
<td>145</td>
<td>10.9</td>
<td>&lt; 0.1</td>
<td>4.4</td>
<td>0.9</td>
<td>44.9</td>
<td></td>
</tr>
<tr>
<td>Optimizer</td>
<td>1219</td>
<td>4.0</td>
<td>&lt; 0.1</td>
<td>1.1</td>
<td>0.3</td>
<td>30.6</td>
<td></td>
</tr>
<tr>
<td>Copies / Transposes</td>
<td>535</td>
<td>104.9</td>
<td>-</td>
<td>63.2</td>
<td>8.6</td>
<td>66.9</td>
<td></td>
</tr>
<tr>
<td>Allreduce (NCCL)</td>
<td>35</td>
<td>56.4</td>
<td>&lt; 0.1</td>
<td>0.6</td>
<td>4.6</td>
<td>1.2</td>
<td></td>
</tr>
<tr>
<td>Type Conversions</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>GPU Idle</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Total</td>
<td>3170</td>
<td>1215.9</td>
<td>14.41</td>
<td>220.9</td>
<td>75.5</td>
<td>20.2</td>
<td></td>
</tr>
</tbody>
</table>

## FP16 Training

<table>
<thead>
<tr>
<th>Category</th>
<th># Kern</th>
<th>Time (ms)</th>
<th>Math (TF)</th>
<th>Mem (GB)</th>
<th>% Time</th>
<th>% Math</th>
<th>% Mem</th>
</tr>
</thead>
<tbody>
<tr>
<td>Forward Convolutions</td>
<td>138</td>
<td>147.9</td>
<td>27.6</td>
<td>18.1</td>
<td>32.0</td>
<td>20.7</td>
<td></td>
</tr>
<tr>
<td>Forward Point-wise</td>
<td>829</td>
<td>52.3</td>
<td>&lt; 0.1</td>
<td>24.3</td>
<td>6.4</td>
<td>51.6</td>
<td></td>
</tr>
<tr>
<td>Backward Convolutions</td>
<td>195</td>
<td>300.2</td>
<td>19.2</td>
<td>50.5</td>
<td>36.7</td>
<td>51.2</td>
<td>18.7</td>
</tr>
<tr>
<td>Backward Point-wise</td>
<td>157</td>
<td>25.6</td>
<td>&lt; 0.1</td>
<td>6.3</td>
<td>3.1</td>
<td>27.3</td>
<td></td>
</tr>
<tr>
<td>Optimizer</td>
<td>1219</td>
<td>3.9</td>
<td>&lt; 0.1</td>
<td>1.1</td>
<td>0.5</td>
<td>31.3</td>
<td></td>
</tr>
<tr>
<td>Copies / Transposes</td>
<td>708</td>
<td>213.2</td>
<td>-</td>
<td>92.6</td>
<td>26.1</td>
<td>48.3</td>
<td></td>
</tr>
<tr>
<td>Allreduce (NCCL)</td>
<td>30</td>
<td>58.7</td>
<td>&lt; 0.1</td>
<td>0.6</td>
<td>7.2</td>
<td>1.1</td>
<td></td>
</tr>
<tr>
<td>Type Conversions</td>
<td>201</td>
<td>1.3</td>
<td>-</td>
<td>0.6</td>
<td>0.2</td>
<td>51.3</td>
<td></td>
</tr>
<tr>
<td>GPU Idle</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Total</td>
<td>3497</td>
<td>817.3</td>
<td>28.82</td>
<td>203.6</td>
<td>28.2</td>
<td>27.7</td>
<td></td>
</tr>
</tbody>
</table>

Fig. 9: Detailed single node performance analysis of DeepLabv3+ network training for FP32 (left) and FP16 (right) precision. Kernels are grouped by category, with the total time, FLOPs, and memory traffic reported for each. The fraction of time spent in kernels from each category is shown along with the fraction of peak math and memory performance achieved by kernels in that category. Values reported are subject to some measurement uncertainty (see text).